

Basys 2 Setup Tutorial

Paul Schow

March 26, 2012

Abstract

This is a tutorial that explains how to setup the Digilent Basys 2 FPGA board with Xilinx ISE Webpack.

1. Install Xilinx ISE Webpack and Digilent Adept.


You can get Xilinx ISE Webpack here:

<http://www.xilinx.com/products/design-tools/ise-design-suite/ise-webkit.htm>


You can get Digilent Adept here:

<http://www.digilentinc.com/Products/Detail.cfm?Prod=ADEPT2>


2. Launch Xilinx ISE Webpack from the Start menu.



3. Create a new project in ISE.



4. You should see this window.



The image shows a 'New Project Wizard' dialog box. The title bar says 'New Project Wizard' with a close button. The main area is titled 'Create New Project' and contains the instruction 'Specify project location and type.' Below this, there is a section titled 'Enter a name, locations, and comment for the project' which includes four fields: 'Name:' (empty), 'Location:' (filled with 'C:\Users\Paul\FPGA' and a browse button), 'Working Directory:' (filled with 'C:\Users\Paul\FPGA' and a browse button), and 'Description:' (a large empty text area). Below this section is another titled 'Select the type of top-level source for the project' which contains a 'Top-level source type:' dropdown menu currently set to 'HDL'. At the bottom of the dialog are three buttons: 'More Info', 'Next', and 'Cancel'.

New Project Wizard

Create New Project

Specify project location and type.

Enter a name, locations, and comment for the project

Name:

Location: ...

Working Directory: ...

Description:

Select the type of top-level source for the project

Top-level source type:

More Info Next Cancel

5. Name the project “Tutorial1” and make sure the top-level source type is HDL.

New Project Wizard

Create New Project

Specify project location and type.

Enter a name, locations, and comment for the project

Name: Tutorial1

Location: C:\Users\Paul\FPGA\Tutorial1 ...

Working Directory: C:\Users\Paul\FPGA\Tutorial1 ...

Description: Hi


Select the type of top-level source for the project

Top-level source type: HDL

More Info Next Cancel

Also take note of where you are saving the file, this will be important later.

6. All of these settings have to be exactly like they are shown here for the Basys 2 board.




The image shows the 'New Project Wizard' dialog box, specifically the 'Project Settings' step. The title bar reads 'New Project Wizard' with a back arrow icon on the left and a close 'X' icon on the right. Below the title bar, the section is titled 'Project Settings' in blue. Underneath, there is a brief instruction: 'Specify device and project properties. Select the device and design flow for the project'. The main area contains a table of properties with two columns: 'Property Name' and 'Value'. The properties are: 'Evaluation Development Board' (None Specified), 'Product Category' (All), 'Family' (Spartan3E), 'Device' (XC3S100E), 'Package' (CP132), 'Speed' (-5), 'Top-Level Source Type' (HDL), 'Synthesis Tool' (XST (VHDL/Verilog)), 'Simulator' (ISim (VHDL/Verilog)), 'Preferred Language' (Verilog), 'Property Specification in Project File' (Store all values), 'Manual Compile Order' (checkbox), 'VHDL Source Analysis Standard' (VHDL-93), and 'Enable Message Filtering' (checkbox). At the bottom of the dialog, there are three buttons: 'More Info', 'Next' (highlighted with a blue border), and 'Cancel'.


Property Name	Value
Evaluation Development Board	None Specified
Product Category	All
Family	Spartan3E
Device	XC3S100E
Package	CP132
Speed	-5
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>

Then click to the next screen.


7. Now there is a confirmation screen, click next.



8. Add a new source file to the project.



9. Make the new file a Verilog module and name it “Tutorial1”



10. On the next page, just press Next to skip the screen.
11. Look at the summary, then click Finish to create the file.

12. Copy this code into the new file.


```
/////////////////////////////////////////////////////////////////
// three bit counter
// Paul Schow 3-17-2012
// Enable: High = count up
// Enable: Low = count down
// Resets when reset goes low
/////////////////////////////////////////////////////////////////
module Tutorial1( counterValue, reset, clock, enable);

input enable; // Increment our counter on rising edge of 'count'
input reset; // Reset our counter on rising edge of 'reset'
input clock; // Synchronize outputs to clock
output counterValue; // Internally store the counter value


reg [2:0] counterValue;

// This takes care of synchronously driving the outputs
always @ ( posedge clock) begin //at the positive edge of the clock
    if( reset == 1'b1 ) begin //if reset is high
        counterValue <= 3'b000; //then set the counter to 0000
    end
    else if( enable == 1'b0) begin //if enable is low and reset is high
        counterValue <= counterValue + 1'b1; //count up
    end
    else if( enable == 1'b1) begin //if enable is high and reset is high
        counterValue <= counterValue - 1'b1; //count down
    end
end
endmodule
```

13. Save the file.




14. Double-click Synthesize in the lower left window.




15. You should see it running for a bit.



16. When it is done synthesizing, a green check will appear next to Synthesize.




If you have an error, a red X will appear instead.




Go back and check the code if this happens.

17. Open the User Constraints section and double click "I/O Pin Planning (PlanAhead) Post-Synthesis"




18. Click “Yes” on the window that pops up to create the .UCF file.



19. Wait like 5 minutes for PlanAhead to launch.


20. The PlanAhead window looks like this



21. In the center window, expand the “Countervalue” list to see the output ports.


I/O Ports											
	Name	Dir	Neg Diff Pair	Site	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type
	All ports (6)										
	counterValue (3)	Output				LVC MOS25	2.5		12	SLOW	
	counterValue[0]	Output				LVC MOS25	2.5		12	SLOW	
	counterValue[1]	Output				LVC MOS25	2.5		12	SLOW	
	counterValue[2]	Output				LVC MOS25	2.5		12	SLOW	
	Scalar ports (3)										

22. Highlight only one port. In this case we start with “CounterValue[0]”




Name	Dir	Neg Diff Pair	Site	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type
All ports (6)										
counterValue (3)	Output				LVC MOS25	2.5		12 SLOW		
counterValue[0]	Output				LVC MOS25	2.5		12 SLOW		
counterValue[1]	Output				LVC MOS25	2.5		12 SLOW		
counterValue[2]	Output				LVC MOS25	2.5		12 SLOW		
Scalar ports (3)										


23. Go to the Properties frame and Float it out so it can be seen



24. You should have the properties window in full now.




25. Now, look at your Basys 2 board. “Countervalue[0]” is the least significant bit, so we want to map it to LD0.




Look under the LED. See how it says “(M5)”? This is the pin that LD0 is on. This information can also be found in the manual for the Basys 2.

Basys2 Spartan-3E pin definitions											
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
C12	JD1	P11	SW0	N14	CC	B2	JA1	P8	MODE0	M7	GND
A13	JD2	M2	USB-DB1	N13	DP	C2	USB-WRITE	N7	MODE1	P5	GND
A12	NC	N2	USB-DB0	M13	AN2	C3	PS2D	N6	MODE2	P10	GND
B12	NC	M9	NC	M12	CG	D1	NC	N12	CCLK	P14	GND
B11	NC	N9	NC	L14	CA	D2	USB-WAIT	P13	DONE	A6	VDDO-3
C11	BTN1	M10	NC	L13	CF	L2	USB-DB4	A1	PROG	B10	VDDO-3
C6	JB1	N10	NC	F13	RED2	L1	USB-DB3	N8	DIN	E13	VDDO-3
B6	JB2	M11	LD1	F14	GRN0	M1	USB-DB2	N1	INIT	M14	VDDO-3
C5	JB3	N11	CD	D12	JD4	L3	SW1	P1	NC	P3	VDDO-3
B5	JA4	P12	CE	D13	RED1	E2	SW6	B3	GND	M8	VDDO-3
C4	NC	N3	SW7	C13	JD3	F3	SW5	A4	GND	E1	VDDO-3
B4	SW3	M6	UCLK	C14	RED0	F2	USB-ASTB	A8	GND	J2	VDDO-3
A3	JA2	P6	LD3	G12	BTN0	F1	USB-DSTB	C1	GND	A5	VDDO-2
A10	JC3	P7	LD2	K14	AN2	G1	LD7	C7	GND	E12	VDDO-2
C9	JC4	M4	BTN2	J12	AN1	G3	SW4	C10	GND	K1	VDDO-2
B9	JC2	N4	LD5	J13	BLU2	H1	USB-DB6	E3	GND	P9	VDDO-2
A9	JC1	M5	LD0	J14	HSYNC	H2	USB-DB5	E14	GND	A11	VDDO-1
B8	MCLK	N5	LD4	H13	BLU1	H3	USB-DB7	G2	GND	D3	VDDO-1
C8	RCCLK	G14	GRN2	H12	CB	B14	TMS	H14	GND	D14	VDDO-1
A7	BTN3	G13	GRN1	J3	JA3	B13	TCK-FPGA	J1	GND	K2	VDDO-1
B7	JB4	F12	AN0	K3	SW2	A2	TDO-USB	K12	GND	L12	VDDO-1
P4	LD6	K13	VSYNC	B1	PS2C	A14	TDO-S3	M3	GND	P2	VDDO-1

26. Now that you know LD0 is mapped to M5 on the Basys 2, go back to PlanAhead and put in M5.



27. Click “Apply” and the window should change to this.



It will also change on the main window.

All ports (6)							
counterValue (3)	counterValue[0]	Output		2 LVCMOS25	2.5		12 SLOW
	counterValue[0]	Output	M5	2 LVCMOS25	2.5		12 SLOW
	counterValue[1]	Output		LVCMOS25	2.5		12 SLOW
	counterValue[2]	Output		LVCMOS25	2.5		12 SLOW


28. Repeat the same process to map the other pins to the other LED's.

All ports (6)							
counterValue (3)	counterValue[0]	Output		2 LVCMOS25	2.5		12 SLOW
	counterValue[0]	Output	M5	2 LVCMOS25	2.5		12 SLOW
	counterValue[1]	Output	M11	2 LVCMOS25	2.5		12 SLOW
	counterValue[2]	Output	P7	2 LVCMOS25	2.5		12 SLOW

29. Now move to the “Scalar Ports” section. This is the inputs.


I/O Ports											
Name	Dir	Neg Diff Pair	Site	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type	
All ports (6)											
counterValue (3)	Output				2 LVCMOS25	2.5		12 SLOW			
Scalar ports (3)											
clock	Input				LVCMOS25	2.5		12 SLOW			
enable	Input				LVCMOS25	2.5		12 SLOW			
reset	Input				LVCMOS25	2.5		12 SLOW			

30. We need a clock. The Basys 2 has a 50mhz clock built in on pin C8.




This will work fine.


31. Set the Clock to use C8.



32. The Enable pin needs a switch. I use SW7, which is mapped to pin N3.




33. Reset uses a button. Use BTN0, mapped to pin G12.




34. Now the main window should look like this.

I/O Ports										
Name	Dir	Neg Diff Pair	Site	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type
All ports (6)										
counterValue (3)	Output				2 LVCMOS25	2.5		12 SLOW		
Scalar ports (3)										
clock	Input		C8	0	LVCMOS25	2.5		12 SLOW		
enable	Input		N3	2	LVCMOS25	2.5		12 SLOW		
reset	Input		G12	1	LVCMOS25	2.5		12 SLOW		

35. Save the file and exit PlanAhead.



36. PlanAhead created the .UCF, or User Constraints File for you. Double-click on it to open it.




It looks like this.


```
1
2 # PlanAhead Generated physical constraints
3
4 NET "clock" LOC = C8;
5 NET "counterValue[0]" LOC = M5;
6 NET "counterValue[1]" LOC = M11;
7 NET "counterValue[2]" LOC = P7;
8 NET "enable" LOC = N3;
9 NET "reset" LOC = G12;|
10
```

You can see that the .UCF is pretty simple when only working with a few pins. It can be edited directly from here, without using PlanAhead if you want to.


37. Go to the bottom left panel and right-click on “Generate Programming File”. Then click on “Process Properties”.



38. You are now in the Process Properties window.



39. Click on “Startup Options” in the left pane.



40. Go to “FPGA Startup Clock”.


Switch Name	Property Name	Value
-g StartUpClk:	FPGA Start-Up Clock	CCLK
-g DonePipe:	Enable Internal Done Pipe	<input type="checkbox"/>
-g DONE_cycle:	Done (Output Events)	Default (4)
-g GTS_cycle:	Enable Outputs (Output Events)	Default (5)
-g GWE_cycle:	Release Write Enable (Output Events)	Default (6)
-g LCK_cycle:	Wait for DLL Lock (Output Events)	Default (NoWait)
-g DriveDone:	Drive Done Pin High	<input type="checkbox"/>

41. Change to clock the “JTAG clock”


Switch Name	Property Name	Value
-g StartUpClk:	FPGA Start-Up Clock	JTAG Clock
-g DonePipe:	Enable Internal Done Pipe	CCLK
-g DONE_cycle:	Done (Output Events)	User Clock
-g GTS_cycle:	Enable Outputs (Output Events)	JTAG Clock
-g GWE_cycle:	Release Write Enable (Output Events)	Default (5)

42. Click “OK” to save the properties.


43. Now back in the main window, double-click on “Generate Programming File”




44. Wait for it to finish.




45. When it is done, there will be three green checks.




46. Now plug in the Basys 2 and power it on!




47. Go to the Start menu and run Adept.



48. Here is the Adept window.




49. Next to FPGA click “Browse”. Browse your computer for the “Tutorial1.bit” file.




50. Now click Program!



51. If all went well you should now have a functioning 3-bit BCD counter!



AAAAAAAAAAWWWWW



YYYYYYYEEEEEEEEEEEEEEEEEEEE